ANALYSIS OF VEDIC MULTIPLIER

Main Article Content

Akshata R.
Prof. V.P. Gejji
Prof. B.R. Pandurangi

Abstract

Multipliers are extensively used in FIR filters, Microprocessors, DSP and communication applications. For higher order multiplications, a huge number of adders or compressors are to be used to perform the partial product addition. The need of low power and high speed Multiplier is increasing as the need of high speed processors are increasing. In this paper, a high performance, high throughput and area efficient architecture of a multiplier for the Field Programmable Gate Array (FPGAs) is proposed.

Downloads

Download data is not yet available.

Article Details

How to Cite
Akshata R., Prof. V.P. Gejji, & Prof. B.R. Pandurangi. (2021). ANALYSIS OF VEDIC MULTIPLIER . International Journal of Innovations in Engineering Research and Technology, 1-6. https://repo.ijiert.org/index.php/ijiert/article/view/1058
Section
Articles

How to Cite

Akshata R., Prof. V.P. Gejji, & Prof. B.R. Pandurangi. (2021). ANALYSIS OF VEDIC MULTIPLIER . International Journal of Innovations in Engineering Research and Technology, 1-6. https://repo.ijiert.org/index.php/ijiert/article/view/1058