ANALYSIS OF 6T SRAM CELL USING FINFET AT NANOMETER REGIME

Main Article Content

Ms. M. S. Mhaske
Mr. P. B. Vikhe
Prof. S. A. Shaikh

Abstract

The fast growing technology developments in the metal oxide semiconductor area have scaled down CMOS to the sub 32nm regime. According to International Technology Roadmap For Semiconductors projection by the 2020, the printed gate lengths will scale down to 12nm. Instead of SiO2 with AL metal gate Hafnium Oxide [HFO2] can be used as a High k material. To increased chip functionality demand, SRAM area have mostly exceed overall chip area. The stability of SRAM cell depends on variation in Process, Temperature and Voltage. This paper will discuss the detail about 6T SRAM stability in standby, read and write mode design considering Double Gate MOSFET at 32nm technology node.

Downloads

Download data is not yet available.

Article Details

How to Cite
Ms. M. S. Mhaske, Mr. P. B. Vikhe, & Prof. S. A. Shaikh. (2021). ANALYSIS OF 6T SRAM CELL USING FINFET AT NANOMETER REGIME. International Journal of Innovations in Engineering Research and Technology, 1-3. https://repo.ijiert.org/index.php/ijiert/article/view/666
Section
Articles

How to Cite

Ms. M. S. Mhaske, Mr. P. B. Vikhe, & Prof. S. A. Shaikh. (2021). ANALYSIS OF 6T SRAM CELL USING FINFET AT NANOMETER REGIME. International Journal of Innovations in Engineering Research and Technology, 1-3. https://repo.ijiert.org/index.php/ijiert/article/view/666

Similar Articles

You may also start an advanced similarity search for this article.