DESIGN AND EVALUATION OF LVTSCR ESD PROTECTION DEVICE STRUCTURE FOR SUBMICRON CMOS LNA.

Main Article Content

Satish M Turkane
M.U.Khisti
A.K.Kureshi

Abstract

ESD scheme of Radio Frequency integrated circuit is a large challenge as defect of the ESD device model and communication between the main LNA circuit and the protection circuit. The scaling down of technology increases the prerequisite of protection from release of inert electrical energy. The protection scheme should make less influence on the main circuit performance. In this paper, 0.13? m CMOS technology is used to design differential LNA circuit and ESD protection is implemented using LowVoltage Triggered Silicon Controlled Rectifier (LVTSCR). The Radio Frequency ESD scheme is implemented to the 4GHz to 5GHz linear zed LNA. The ESD and the RF LNA circuit scheme are proposed at its device level simulation. In this study, ESD shield is integrated by extracting S parameters. The Human Body Model of 4kV is used for the trial of main LNA circuit performance. The LNA topology used is differential LNA and enhancement in linearity is achieved by using RC feedback. The extracted results are compared as differential LNA circuit with and without ESD.

Downloads

Download data is not yet available.

Article Details

How to Cite
Satish M Turkane, M.U.Khisti, & A.K.Kureshi. (2021). DESIGN AND EVALUATION OF LVTSCR ESD PROTECTION DEVICE STRUCTURE FOR SUBMICRON CMOS LNA. International Journal of Innovations in Engineering Research and Technology, 1-4. https://repo.ijiert.org/index.php/ijiert/article/view/700
Section
Articles

How to Cite

Satish M Turkane, M.U.Khisti, & A.K.Kureshi. (2021). DESIGN AND EVALUATION OF LVTSCR ESD PROTECTION DEVICE STRUCTURE FOR SUBMICRON CMOS LNA. International Journal of Innovations in Engineering Research and Technology, 1-4. https://repo.ijiert.org/index.php/ijiert/article/view/700

Similar Articles

You may also start an advanced similarity search for this article.