# SIMULATION OF DC NETWORK THEORMS USING ADVANCED SIMULATION SOFTWARE LT SPICE AND COMPARING THE BOTH RESULTS CALCULATED MANUALLY AND BY SOFTWARE.

ANIRUDH KHAJURIA

Department of electrical engineering model institute of engg and tech / university of jammu, jammu and kashmir, india, anirudhkhajuria23@gmail.com

## ABSTRACT

In this paper we compare the results of standard d.c theorms application on different circuits and compare their results with simulation solution using iteration method. The simulated results shows the result values calculated by these theorems and also as calculated manually and results are compared. So this research paper compares the results calculated both ways and deviations are observed.

**KEYWORDS**: dc network, simulation of dc network theorems using examples.

# **INTRODUCTION**

There are lots of theorms that provides us different ways to evaluate dc circuits some of them are kvl and kcl theorms, superposition, thevinen, nortan theorms mesh and nodal they are specially applied to topologies with different prominent features and not only that they all can be applied to same topology but it becomes tedious in nature so iteration methods programme used by simulation softwares provide us a unique and onsome method so our main objective of this paper is not mere simulation of D.C circuits but also comparison of results calculated by both methods.

# k.v.l and k.c.l theorms



	8.75	voltage
7(n001):	-3.25	voltage
7(n003):	0.75	voltage
(R2):	-0.75	device current
(R1):	1.625	device current
(R3):	-0.875	device current
[(V2):	0.75	device current
(V1):	-1.625	device current

## Manual calculation



Applying KVL to the closed circuit

ABCDA, we get

 $\Box 12 + 2x \Box \Box 1y + 8 = 0 \text{ or } 2x \Box y = 4 \dots (\mathbf{i})$ 

Similarly, from the closed circuit ADCEA, we get  $\Box \Box 8 + 1y + 10 (x + y) = 0$  or 10x + 11y = 8(ii) From Eq. (i) and (ii), we get

x = **1.625** A and y = **0.75** A

The negative sign of y shows that the current is flowing into the 8-V battery and not out of it. In other words, it is a charging current and not a discharging current.

Current flowing in the external resistance =  $x + y = 1.625 \square \square 0.75 = 0.875 \text{ A}$ P.D. across the external resistance =  $10 \times 0.875 = 8.75 \text{ V}$ 

## NODAL ANALYSIS SIMULATED PROBLEM



## SIMULATED SOLUTION

	IJ	* C:\Users\hp\Documents\LTspiceXVII\Draft4.asc	
--	----	--	--

1		Operating Point	
V(n002)		2.66667	voltage
V(n003)	:	2.66667	voltage
V(p001)	:	4	voltage
V(n004)	:	4	voltage
V(n001)	:	0.666667	voltage
I(R4):		-0.666667	device_current
I(R3):		0.666667	device current
I(R2):		-0.666667	device current
I(R1):		1.33333	device current
I(V3):		-0.666667	device current
I(V2):		-0.666667	device current
I(V1):		-0.666667	device current
			_

# MANUAL SOLUTION.



Node 2 has been taken as reference node .we will now find the value of node voltage v1.Using the technique we get V1(1/5+1/2+1/2)-2-(4/5+2/5)=0

The reason for adding two battery volatages of 2 v and 4 v is that they are in series now the v1 = 8/3.

#### SUPERPOSITION THEORM SIMULATED PROBLEM



# MANUAL SOLUTION





The redrawn circuit with the voltage source acting alone while the two current sources have been 'killed' i.e. have been replaced by open circuits. Using voltage divider principle, we get  $V1 = 60 \times 5/(5 + 2 + 3) = 30$  V. It would be taken as positive, because current through the 5  $\Omega$  resistances flows from A to B, thereby making the upper end of the resistor positive and the lower end negative.

(a) shows the same circuit with the 6 A source acting alone while the two other sources

have been 'killed'. It will be seen that 6 A source has to parallel circuits across it, one having a resistance of 2  $\Omega$  and the other (3 + 5) = 8  $\Omega$ . Using the current-divider rule, the current through the 5  $\Omega$  resistor = 6 × 2/(2 + 3 + 5) = 1.2 A.

Because (b) resembles a voltage source with an internal resistance =  $4 + 10 \parallel 40 = 12 \Omega$  and which is an open-circuit.

## **DC NETWORK**

 $\therefore$  V2 = 1.2 × 5 = 6 V. It would be taken **negative** because current is flowing from B to A. i.e.

point B is at a higher potential as compared to point A. Hence, V2 = -6 V.

(b) shows the case when 2-A source acts alone, while the other two sources are dead.

As seen, this current divides equally at point B, because the two parallel paths have equal resistances of 5  $\Omega$  each. Hence, V3 = 5 × 1 = 5 V. It would also be taken as negative because current flows from sB to A. Hence, V3 = -5 V.

Using Superposition principle, we get V = V1 + V2 + V3 = 30 - 6 - 5 = 19 V

# THEVENIN THEOREM SIMULATED SOLUTION



\* C:\Users\hp\Documents\LTspiceXVII\Draft4.asc

	Operating Poin	nt
V(n003):	-6	voltage
V(n001):	6	voltage
V(n002):	-4	voltage
I(I1):	2	device current
I(R4):	2.5	device current
I(R3):	-0.5	device current
I(R2):	1	device current
I(R1):	-3	device current
I(V1):	-3.5	device current

# MANUAL SOLUTION



When 6  $\Omega$  resistor is removed whole of 2 A current flows along

DC producing a drop of  $(2 \times 2) = 4$  V with the polarity as shown. As we go along BDCA, the

total voltage is = -4 + 12 = 8 V —with A positive w.r.t. B. Hence, Voc = Vth = 8 V

For finding Ri or Rth 18 V voltage source is replaced by a short-circuit (Art- 2.15) and the current source by an open-circuit, as shown in Fig. 2.149 (c). The two 4  $\Omega$  resistors are in series and are thus equivalent to an 8  $\Omega$  resistance. However, this 8  $\Omega$  resistor is in parallel with a short of 0  $\Omega$ . Hence, their equivalent value is 0  $\Omega$ . Now this 0  $\Omega$  resistance is in series with the 2  $\Omega$  resistor. Hence, Ri = 2 + 0 = 2  $\Omega$ . The Thevenin's equivalent circuit is shown in

 $\therefore$  I = 8/(2 + 6) = 1 Amp

## CONCLUSIONS

As the above results shows that the DC networks can be successfully modelled and simulated using softwares/LT spice and results can be compared and as above paper clearly shows that iterated results of simulation softwares /LT spice and manually calculated results of DC network theorems clearly match so above results are verified.

## REFERENCES

- I. BL THERAJA AND AK THERAJA, the textbook of basic electrical engineering vol.1 edition 2005.
- II. DP KOTHARI AND IJ NAGRATH, basic electrical engineering, edition 3<sup>rd</sup>
- III. NAGSARKAR AND SUKHIJA, basic electrical engineering , edition 2<sup>nd</sup>.